

What is claimed is:

1 1. An inverter circuit comprising:
2 a switching device operable to perform a switching operation corresponding to a
3 gate control signal input to a gate terminal, convert an input direct current to an
4 alternating current, and output the alternating current;
5 an HVIC operable to input the gate control signal to the gate terminal of the
6 switching device;
7 a controller operable to input to the HVIC a control signal for enabling the
8 HVIC to generate the gate control signal; and
9 an impedance cell located between the HVIC and one terminal of the switching
10 device operable to reduce voltage drop of the HVIC.

1 2. The circuit of claim 1, wherein the switching device comprises an
2 insulated gate bipolar transistor having a collector terminal and an emitter terminal,
3 wherein the collector terminal is coupled to a direct current input power source and
4 emitter terminal is connected to an output terminal.

1 3. The circuit of claim 2, wherein the impedance cell is located between the
2 HVIC and the emitter terminal of the insulated gate bipolar transistor.

1 4. The circuit of claim 1, wherein the switching device comprises an MOS
2 field effect transistor having a drain terminal and a source terminal, wherein the drain
3 terminal is connected to a direct current input power source and the source terminal is
4 coupled to an output terminal.

1 5. The circuit of claim 4, wherein the impedance cell is disposed between
2 the HVIC and the source terminal of the MOS field effect transistor.

1 6. The circuit of claim 1, further comprising a bootstrap circuit operable to
2 transmit energy to a high-side region of the HVIC.

1 7. The circuit of claim 6, wherein the bootstrap circuit comprises:
2 a power source;
3 a bootstrap resistor connected in series to the power source;
4 a bootstrap diode having an anode terminal connected in series to the bootstrap
5 resistor and having a cathode terminal opposite the anode terminal; and
6 a bootstrap capacitor connected to both the cathode terminal of the bootstrap
7 diode and a node that is commonly connected to the HVIC and the impedance cell.

1 8. The circuit of claim 1, wherein the impedance cell comprises a resistor.

1 9. The circuit of claim 1, wherein the impedance cell comprises a resistor
2 and a diode connected in parallel.

1 10. The circuit of claim 9, wherein the diode is located such that an anode
2 terminal of the diode is connected to the switching device and a cathode terminal of the
3 diode is connected to the HVIC.

1 11. The circuit of claim 9, wherein the diode is located such that the anode
2 terminal of the diode is connected to the HVIC and the cathode terminal of the diode is
3 connected to the switching device.

1 12. The circuit of claim 1, wherein the impedance cell comprises a first
2 resistor, a second resistor connected to the first resistor in parallel, and a diode
3 connected to the first resistor in parallel and to the second resistor in series.

1 13. The circuit of claim 12, wherein the diode is located such that an anode
2 terminal of the diode is connected to the switching device and a cathode terminal of the
3 diode is connected to the HVIC through the second resistor.

- 1 14. The circuit of claim 12, wherein the diode is located such that the anode
- 2 terminal of the diode is connected to the HVIC through the second resistor and the
- 3 cathode terminal of the diode is connected to the switching device.